NAND-NOR: A Compact, Fast, and Delay Balanced FPGA Logic Element

The And-Inverter Cone has been introduced as an alternative logic element to the look-up table in FPGAs, since it improves their performance and resource utilization. However, further analysis of the AIC design showed that it suffers from the delay discrepancy problem. Furthermore, the existing AIC cluster design is not properly optimized and has some unnecessary logic that impedes its performance. Thus, we propose in this work a more efficient logic element called NAND-NOR and a delay-balanced dual-phased multiplexers for the input crossbar. Our simulations show that the NAND-NOR brings substantial reduction in delay discrepancy with a 14% to 46% delay improvement when compared to AICs. And, along with the other modifications, it reduces the total cluster area by about 27%, when compared to the reference AIC cluster. Testing the new architecture on a large set of benchmarks shows an improvement of the delay-area product by about 44% and 21% for the MCNC and VTR benchmarks, respectively, when compared to LUT-based cluster. This improvement reaches 31% and 19%, respectively, when compared to the AIC-based architecture.

[1]  David G. Chinnery,et al.  Closing the Gap Between ASIC and Custom - Tools and Techniques for High-Performance ASIC Design , 2002 .

[2]  Sinan Kaptanoglu,et al.  Improving FPGA Performance and Area Using an Adaptive Logic Module , 2004, FPL.

[3]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[4]  Vaughn Betz,et al.  The Stratix II logic and routing architecture , 2005, FPGA '05.

[5]  Ian Hacking,et al.  A concise introduction to logic , 1972 .

[6]  Sen Wang,et al.  VTR 7.0: Next Generation Architecture and CAD System for FPGAs , 2014, TRETS.

[7]  Paolo Ienne,et al.  Shadow And-Inverter Cones , 2013, 2013 23rd International Conference on Field programmable Logic and Applications.

[8]  Robert K. Brayton,et al.  ABC: An Academic Industrial-Strength Verification Tool , 2010, CAV.

[9]  Friedrich Mayer-Lindenberg.  Design and Application of a Scalable Embedded Systems’ Architecture with an FPGA Based Operating Infrastucture , 2006, 9th EUROMICRO Conference on Digital System Design (DSD'06).

[10]  J. Rose,et al.  The effect of LUT and cluster size on deep-submicron FPGA performance and density , 2000, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Kenneth B. Kent,et al.  The VTR project: architecture and CAD for FPGAs from verilog to routing , 2012, FPGA '12.

[12]  Hilbert Levitz,et al.  Logic and Boolean algebra , 1979 .

[13]  Paolo Ienne,et al.  Revisiting and-inverter cones , 2014, FPGA.

[14]  David Novo,et al.  A technology mapper for depth-constrained FPGA logic cells , 2015, 2015 25th International Conference on Field Programmable Logic and Applications (FPL).

[15]  Paolo Ienne,et al.  Rethinking FPGAs: elude the flexibility excess of LUTs with and-inverter cones , 2012, FPGA '12.