Field Slack Assessment for Predictive Fault Avoidance on Coarse-Grained Reconfigurable Devices

SUMMARY This paper proposes a procedure for avoiding delay faults in field with slack assessment during standby time. The proposed procedure performs path delay testing and checks if the slack is larger than a threshold value using selectable delay embedded in basic elements (BE). If the slack is smaller than the threshold, a pair of BEs to be replaced, which maximizes the path slack, is identified. Experimental results with two application circuits mapped on a coarse-grained architecture show that for aging-induced delay degradation a small threshold slack, which is less than 1ps in a test case, is enough to ensure the delay fault prediction.

[1]  Sanjay Pant,et al.  A self-tuning DVS processor using delay-error detection and correction , 2005, IEEE Journal of Solid-State Circuits.

[2]  Masanori Hashimoto,et al.  Coarse-grained dynamically reconfigurable architecture with flexible reliability , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[3]  Satoshi Kaneko,et al.  Defect and fault tolerance FPGAs by shifting the configuration data , 1999, Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (EFT'99).

[4]  N J Macias,et al.  Adaptive methods for growing electronic circuits on an imperfect synthetic matrix. , 2004, Bio Systems.

[5]  Tomoo Inoue,et al.  A Self-Test of Dynamically Reconfigurable Processors with Test Frames , 2008, IEICE Trans. Inf. Syst..

[6]  Masanori Hashimoto,et al.  Adaptive Performance Compensation With In-Situ Timing Error Predictive Sensors for Subthreshold Circuits , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Charles E. Stroud,et al.  Online Fault Tolerance for FPGA Logic Blocks , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Masanori Hashimoto,et al.  Implications of Reliability Enhancement Achieved by Fault Avoidance on Dynamically Reconfigurable Architectures , 2011, 2011 21st International Conference on Field Programmable Logic and Applications.

[9]  Charles E. Stroud,et al.  BIST-Based Delay-Fault Testing in FPGAs , 2003, J. Electron. Test..

[10]  Matthew Parris,et al.  Progress in autonomous fault recovery of field programmable gate arrays , 2011, CSUR.

[11]  Masanori Hashimoto,et al.  Implementing Flexible Reliability in a Coarse-Grained Reconfigurable Architecture , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Charles E. Stroud,et al.  Online BIST and BIST-based diagnosis of FPGA logic blocks , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Robert P. Dick,et al.  Minimization of NBTI performance degradation using internal node control , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[14]  Premachandran R. Menon,et al.  BIST-based delay path testing in FPGA architectures , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[15]  Erfu Yang,et al.  A Domain Partition Model Approach to the Online Fault Recovery of FPGA-Based Reconfigurable Systems , 2011, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[16]  H. Igura,et al.  An autonomous reconfigurable cell array for fault-tolerant LSIs , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[17]  Kaushik Roy,et al.  Efficient Transistor-Level Sizing Technique under Temporal Performance Degradation due to NBTI , 2006, 2006 International Conference on Computer Design.

[18]  Enrico Macii,et al.  NBTI-aware sleep transistor design for reliable power-gating , 2009, GLSVLSI '09.

[19]  Hiroyuki Ochi,et al.  Hot-Swapping architecture extension for mitigation of permanent functional unit faults , 2009, 2009 International Conference on Field Programmable Logic and Applications.