Metrics for Signal Temporal Logic Formulae

Signal Temporal Logic (STL) is a formal language for describing a broad range of real-valued, temporal properties in cyber-physical systems. While there has been extensive research on verification and control synthesis from STL requirements, there is no formal framework for comparing two STL formulae. In this paper, we show that under mild assumptions, STL formulae admit a metric space. We propose two metrics over this space based on i) the Pompeiu-Hausdorff distance and ii) the symmetric difference measure and present algorithms to compute them. Alongside illustrative examples, we present an application of these metrics as design quality measures where they are used to compare all the temporal behaviors of a designed system, such as a synthetic genetic circuit, with the “desired” specification.

[1]  Emilio Frazzoli,et al.  Least-violating control strategy synthesis with safety rules , 2013, HSCC '13.

[2]  Calin Belta,et al.  A Decision Tree Approach to Data Classification using Signal Temporal Logic , 2016, HSCC.

[3]  Sanjit A. Seshia,et al.  Mining Requirements From Closed-Loop Control Models , 2015, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Calin Belta,et al.  Formal Methods for Control of Traffic Flow: Automated Control Synthesis from Finite-State Transition Models , 2017, IEEE Control Systems.

[5]  Sriram Sankaranarayanan,et al.  On the minimal revision problem of specification automata , 2014, Int. J. Robotics Res..

[6]  George J. Pappas,et al.  Robustness of temporal logic specifications for continuous-time signals , 2009, Theor. Comput. Sci..

[7]  Christel Baier,et al.  Principles of model checking , 2008 .

[8]  Calin Belta,et al.  Time window temporal logic , 2017, Theor. Comput. Sci..

[9]  Ezio Bartocci,et al.  Data-Driven Statistical Learning of Temporal Logic Properties , 2014, FORMATS.

[10]  Daniel Kraft Computing the Hausdorff Distance of Two Sets from Their Signed Distance Functions , 2018, ArXiv.

[11]  Fred Kröger,et al.  Temporal Logic of Programs , 1987, EATCS Monographs on Theoretical Computer Science.

[12]  Alberto L. Sangiovanni-Vincentelli,et al.  Model predictive control with signal temporal logic specifications , 2014, 53rd IEEE Conference on Decision and Control.

[13]  Vladimir N. Vapnik,et al.  The Nature of Statistical Learning Theory , 2000, Statistics for Engineering and Information Science.

[14]  Calin Belta,et al.  Minimum-violation scLTL motion planning for mobility-on-demand , 2017, 2017 IEEE International Conference on Robotics and Automation (ICRA).

[15]  Calin Belta,et al.  Robustness analysis and tuning of synthetic gene networks , 2007, Bioinform..

[16]  Edmund M. Clarke,et al.  Using Branching Time Temporal Logic to Synthesize Synchronization Skeletons , 1982, Sci. Comput. Program..

[17]  Georgios E. Fainekos,et al.  On-Line Monitoring for Temporal Logic Robustness , 2014, RV.

[18]  John B. Conway,et al.  A Course in Abstract Analysis , 2012 .

[19]  Emilio Frazzoli,et al.  Minimum-violating Planning with Conflicting Specifications , 2013 .

[20]  Georgios E. Fainekos,et al.  Mining parametric temporal logic properties in model-based design for cyber-physical systems , 2015, International Journal on Software Tools for Technology Transfer.

[21]  Alberto L. Sangiovanni-Vincentelli,et al.  Diagnosis and Repair for Synthesis from Signal Temporal Logic Specifications , 2016, HSCC.

[22]  Thomas Ferrère,et al.  Efficient Robust Monitoring for STL , 2013, CAV.

[23]  Oded Maler,et al.  Robust Satisfaction of Temporal Logic over Real-Valued Signals , 2010, FORMATS.

[24]  Calin Belta,et al.  Grid-based temporal logic inference , 2017, 2017 IEEE 56th Annual Conference on Decision and Control (CDC).

[25]  Dejan Nickovic,et al.  Monitoring Temporal Properties of Continuous Signals , 2004, FORMATS/FTRTFT.