Intra and inter-core power modelling for single-ISA heterogeneous processors

This research presents a systematic methodology for producing accurate power models for single Instruction Set Architecture(ISA) heterogeneous processors. We use the hardware event counters from the processor Performance Monitoring Unit(PMU) to accurately capture the CPU states and Ordinary Least Squares(OLS), assisted by automated event selection algorithms, to compute the power models. Several estimators for single-thread and multi-thread benchmarks are proposed capable of performing power predictions across different frequency levels for one processor as well as between the heterogeneous processors with less than 3% error. The models are compared to related work showing significant improvement in accuracy and good computational efficiency which makes them suitable for run-time deployment.

[1]  José L. Núñez-Yáñez,et al.  Enabling accurate modeling of power and energy consumption in an ARM-based System-on-Chip , 2013, Microprocess. Microsystems.

[2]  Osman S. Unsal,et al.  System-level power estimation tool for embedded processor based platforms , 2014, RAPIDO '14.

[3]  Mayuri Digalwar,et al.  Energy efficient real-time scheduling algorithm for mixed task set on multi-core processors , 2017, Int. J. Embed. Syst..

[4]  Henry Hoffmann,et al.  Minimizing energy under performance constraints on embedded platforms: resource allocation heuristics for homogeneous and single-ISA heterogeneous multi-cores , 2015, SIGBED.

[5]  Israel Koren,et al.  A Study on the Use of Performance Counters to Estimate Power in Microprocessors , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Xu Chen,et al.  Power-aware high level evaluation model of interconnect length of on-chip memory network topology , 2018, Int. J. Comput. Sci. Eng..

[7]  Tadayoshi Fushiki,et al.  Estimation of prediction error by using K-fold cross-validation , 2011, Stat. Comput..

[8]  Kevin Skadron,et al.  Rodinia: A benchmark suite for heterogeneous computing , 2009, 2009 IEEE International Symposium on Workload Characterization (IISWC).

[9]  Hsien-Hsin S. Lee,et al.  Extending Amdahl's Law for Energy-Efficient Computing in the Many-Core Era , 2008, Computer.

[10]  Sally A. McKee,et al.  Real time power estimation and thread scheduling via performance counters , 2009, CARN.

[11]  Silvio Savarese,et al.  MEVBench: A mobile computer vision benchmarking suite , 2011, 2011 IEEE International Symposium on Workload Characterization (IISWC).

[12]  Geoff V. Merrett,et al.  Accurate and Stable Run-Time Power Modeling for Mobile and Embedded CPUs , 2017, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Miodrag Potkonjak,et al.  MediaBench: a tool for evaluating and synthesizing multimedia and communications systems , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.

[14]  José L. Núñez-Yáñez,et al.  Evaluation of Hybrid Run-Time Power Models for the ARM Big.LITTLE Architecture , 2015, 2015 IEEE 13th International Conference on Embedded and Ubiquitous Computing.

[15]  Karel De Vogeleer,et al.  The Energy/Frequency Convexity Rule: Modeling and Experimental Validation on Mobile Devices , 2013, PPAM.

[16]  V. Barnett,et al.  Applied Linear Statistical Models , 1975 .

[17]  David H. Bailey,et al.  The Nas Parallel Benchmarks , 1991, Int. J. High Perform. Comput. Appl..

[18]  Wen-mei W. Hwu,et al.  Parboil: A Revised Benchmark Suite for Scientific and Commercial Throughput Computing , 2012 .

[19]  Ieee Staff,et al.  2018 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES) , 2018 .

[20]  Pradip Bose,et al.  Abstraction and microarchitecture scaling in early-stage power modeling , 2011, 2011 IEEE 17th International Symposium on High Performance Computer Architecture.

[21]  Vanchinathan Venkataramani,et al.  Power-performance modeling on asymmetric multi-cores , 2013, 2013 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES).

[22]  Christian Poellabauer,et al.  LD-DVS: load-aware dual-speed dynamic voltage scaling , 2009, Int. J. Embed. Syst..

[23]  J. Brian Gray,et al.  Introduction to Linear Regression Analysis , 2002, Technometrics.

[24]  Ron Kohavi,et al.  A Study of Cross-Validation and Bootstrap for Accuracy Estimation and Model Selection , 1995, IJCAI.

[25]  Trevor Mudge,et al.  MiBench: A free, commercially representative embedded benchmark suite , 2001 .

[26]  Ronald G. Dreslinski,et al.  Full-system analysis and characterization of interactive smartphone applications , 2011, 2011 IEEE International Symposium on Workload Characterization (IISWC).