Enhancing and Using an Automatic Design System for Creating FPGAs

Enhancing and Using an Automatic Design System for Creating FPGAs Aaron Charles Egier Master of Applied Science Graduate Department of Electrical and Computer Engineering University of Toronto 2005 The creation of integrated circuits has progressed from custom design and layout to the less time-intensive implementation media of ASICs and FPGAs. FPGAs provide the lowest development cost and fastest development time; however, the design of the FPGA itself is still a time-consuming, expensive, custom layout task that takes at least 50 person-years to complete. This work explores new techniques to automate the design and layout of FPGAs. An existing automatic layout system is improved by changing the grouping of transistors that form the basic building blocks of the system. These improvements result in a 16.8% area savings over previous versions and only a 36% area increase compared to equivalent custom designs. The system was also extended to create the first automatic layout of an FPGA from a generic architecture description. These improvements and additions suggest that the automatic layout system is a viable alternative to custom layout of FPGAs.

[1]  Malgorzata Marek-Sadowska,et al.  Floorplanning with pin assignment , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[2]  Massoud Pedram,et al.  Timing-driven placement for general cell layout , 1990, IEEE International Symposium on Circuits and Systems.

[3]  Scott Hauck,et al.  Automatic layout of domain-specific reconfigurable subsystems for system-on-a-chip , 2002, FPGA '02.

[4]  David G. Chinnery,et al.  Closing the Gap Between ASIC and Custom - Tools and Techniques for High-Performance ASIC Design , 2002 .

[5]  Jonathan Rose,et al.  Automatic transistor and physical design of FPGA tiles from an architectural specification , 2003, FPGA '03.

[6]  Francisco Tirado,et al.  A method for area estimation of data-path in high level synthesis , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  A.M. Davis,et al.  Microelectronic circuits , 1983, Proceedings of the IEEE.

[8]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[9]  Steven J. E. Wilton,et al.  Architectures and algorithms for synthesizable embedded programmable logic cores , 2003, FPGA '03.

[10]  A. Sangiovanni-Vincentelli,et al.  The TimberWolf placement and routing package , 1985, IEEE Journal of Solid-State Circuits.

[11]  Fadi J. Kurdahi,et al.  Evaluating layout area tradeoffs for high level applications , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Ketan Padalia,et al.  Automatic Transistor-Level Design and Layout Placement of FPGA Logic and Routing from an Architectural Specification , 2001 .

[13]  Carl Sechen,et al.  AKORD: transistor level and mixed transistor/gate level placement tool for digital data paths , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[14]  Sabih H. Gerez,et al.  Algorithms for VLSI design automation , 1998 .

[15]  C. Y. Lee.  An Algorithm for Path Connections and Its Applications , 1961, IRE Trans. Electron. Comput..

[16]  A. Sedra.  Microelectronic circuits , 1982 .

[17]  Igor L. Markov,et al.  Fixed-outline floorplanning through better local search , 2001, Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2001.

[18]  Jason Cong,et al.  Multi-level placement for large-scale mixed-size IC designs , 2003, ASP-DAC '03.

[19]  Hidetoshi Onodera,et al.  Branch-and-bound placement for building block layout , 1991, 28th ACM/IEEE Design Automation Conference.

[20]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[21]  Naveed A. Sherwani,et al.  Algorithms for VLSI Physical Design Automation , 1999, Springer US.

[22]  Viraphol Chaiyakul,et al.  Layout-area models for high-level synthesis , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[23]  P. Chow,et al.  The design of a SRAM-based field-programmable gate array-Part II: Circuit design and layout , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[24]  Stephen D. Brown,et al.  Flexibility of interconnection structures for field-programmable gate arrays , 1991 .