Threshold-Logic Devices Consisting of Subthreshold CMOS Circuits

SUMMARY A threshold-logic gate device consisting of subthreshold MOSFET circuits is proposed. The gate device performs threshold-logic operation, using the technique of current-mode addition and subtraction. Sample digital subsystems, i.e., adders and morphological operation cells based on threshold logic, are designed using the gate devices, and their operations are confirmed by computer simulation. The device has a simple structure and operates at low power dissipation, so it is suitable for constructing cell-based, parallel processing LSIs such as cellular-automaton and neural-network LSIs.

[1]  Anantha Chandrakasan,et al.  Sub-threshold Design for Ultra Low-Power Systems , 2006, Series on Integrated Circuits and Systems.

[2]  Tetsuya Asai,et al.  Ultralow-Power Current Reference Circuit with Low Temperature Dependence , 2005, IEICE Trans. Electron..

[3]  Tetsuya Asai,et al.  Power-supply circuits for ultralow-power subthreshold MOS-LSIs , 2006, IEICE Electron. Express.

[4]  Masahiro Yoshida,et al.  Power consumption of a Hamming distance search CAM using neuron MOS transistors , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[5]  Tadashi Shibata,et al.  Clock-controlled neuron-MOS logic gates , 1998 .

[6]  Saburo Muroga,et al.  Threshold logic and its applications , 1971 .