The DIMM tree architecture: A high bandwidth and scalable memory system

The demand for capacity and off-chip bandwidth to DRAM will continue to grow as we integrate more cores onto a die. However, as the data rate of DRAM has increased, the number of DIMMs supported on a multi-drop bus has decreased. Therefore, traditional memory systems are not sufficient to meet both these demands. We propose the DIMM tree architecture for better scalability by connecting the DIMMs as a tree. The DIMM tree architecture is able to grow the number of DIMMs exponentially with each level of latency in the tree. We also propose application of Multiband Radio Frequency Interconnect (MRF-I) to the DIMM tree architecture for even greater scalability and higher throughput. The DIMM tree architecture without MRF-I was able to scale up to 64 DIMMs with only an 8% degradation in throughput over an ideal system. The DIMM tree architecture with MRF-I was able to increase throughput by 68% (up to 200%) on a 64-DIMM system over a 4-DIMM system.

[1]  Norman P. Jouppi,et al.  A high-speed optical multi-drop bus for computer interconnections , 2008, 2008 16th IEEE Symposium on High Performance Interconnects.

[2]  Won-Taek Lim,et al.  Effective Management of DRAM Bandwidth in Multicore Processors , 2007, 16th International Conference on Parallel Architecture and Compilation Techniques (PACT 2007).

[3]  Young-Hyun Jun,et al.  A 5-Gb/s/pin Transceiver for DDR Memory Interface With a Crosstalk Suppression Scheme , 2009, IEEE Journal of Solid-State Circuits.

[4]  Stanley Osher,et al.  Image Denoising and Decomposition with Total Variation Minimization and Oscillatory Functions , 2004, Journal of Mathematical Imaging and Vision.

[5]  J. Kennedy,et al.  A 3.6-Gb/s point-to-point heterogeneous-voltage-capable DRAM interface for capacity-scalable memory subsystems , 2005, IEEE Journal of Solid-State Circuits.

[6]  Sally A. McKee,et al.  Hitting the memory wall: implications of the obvious , 1995, CARN.

[7]  Jason Cong,et al.  An 8.4Gb/s 2.5pJ/b mobile memory I/O interface using simultaneous bidirectional Dual (Base+RF) band signaling , 2011, 2011 IEEE International Solid-State Circuits Conference.

[8]  L. Vese,et al.  MULTISCALE HIERARCHICAL DECOMPOSITION OF IMAGES WITH APPLICATIONS TO DEBLURRING, DENOISING AND SEGMENTATION ∗ , 2008 .

[9]  Aamer Jaleel,et al.  Fully-Buffered DIMM Memory Architectures: Understanding Mechanisms, Overheads and Scaling , 2007, 2007 IEEE 13th International Symposium on High Performance Computer Architecture.

[10]  Bruce Jacob,et al.  Memory Systems: Cache, DRAM, Disk , 2007 .

[11]  Young-Hyun Jun,et al.  A 0.13-$\mu$ m CMOS 6 Gb/s/pin Memory Transceiver Using Pseudo-Differential Signaling for Removing Common-Mode Noise Due to SSN , 2009, IEEE Journal of Solid-State Circuits.

[12]  John L. Henning.  SPEC CPU2006 benchmark descriptions , 2006, CARN.

[13]  Jung Ho Ahn,et al.  Corona: System Implications of Emerging Nanophotonic Technology , 2008, 2008 International Symposium on Computer Architecture.

[14]  Vijay Janapa Reddi,et al.  PIN: a binary instrumentation tool for computer architecture research and education , 2004, WCAE '04.

[15]  Aamer Jaleel,et al.  DRAMsim: a memory system simulator , 2005, CARN.

[16]  Christopher Batten,et al.  Re-architecting DRAM memory systems with monolithically integrated silicon photonics , 2010, ISCA.

[17]  K. S. Kundert,et al.  Introduction to RF simulation and its application , 1998, Proceedings of the 1998 Bipolar/BiCMOS Circuits and Technology Meeting (Cat. No.98CH36198).

[18]  M.-C.F. Chang,et al.  Advanced RF/baseband interconnect schemes for inter- and intra-ULSI communications , 2005, IEEE Transactions on Electron Devices.

[19]  Jurgen Michel,et al.  High performance, waveguide integrated Ge photodetectors. , 2007, Optics express.

[20]  Paul Thompson,et al.  Nonlinear Elastic Registration with Unbiased Regularization in Three Dimensions , 2008, The MIDAS Journal.

[21]  Zhiwei Xu,et al.  An RF/baseband FDMA-interconnect transceiver for reconfigurable multiple access chip-to-chip communication , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..