Design Methods for Multiple-Valued Input Address Generators

A multiple-valued input address generator produces a unique address given a multiple-valued input data vector. This paper presents methods to realize multiple-valued input address generators by multi-level networks of p-input q-output memories. It shows a method to simplify the address generators using an auxiliary memory.

[1]  Lawrence Chisvin,et al.  Content-addressable and associative memory: alternatives to the ubiquitous RAM , 1989, Computer.

[2]  Francis Zane,et al.  Coolcams: power-efficient TCAMs for forwarding engines , 2003, IEEE INFOCOM 2003. Twenty-second Annual Joint Conference of the IEEE Computer and Communications Societies (IEEE Cat. No.03CH37428).

[3]  Saburo Muroga,et al.  VLSI system design , 1982 .

[4]  Tsutomu Sasao,et al.  Implementation of Multiple-Valued CAM Functions by LUT Cascades , 2006, 36th International Symposium on Multiple-Valued Logic (ISMVL'06).

[5]  K. Hirata,et al.  A 1.2-million transistor, 33-MHz, 20-b dictionary search processor (DISP) ULSI with a 160-kb CAM , 1990 .

[6]  James B. Kuo,et al.  A 1-V 128-kb four-way set-associative CMOS cache memory using wordline-oriented tag-compare (WLOTC) structure with the content-addressable-memory (CAM) 10-transistor tag cell , 2001 .

[7]  Teuvo Kohonen,et al.  Content-addressable memories , 1980 .

[8]  Nick McKeown,et al.  Routing lookups in hardware at memory access speeds , 1998, Proceedings. IEEE INFOCOM '98, the Conference on Computer Communications. Seventeenth Annual Joint Conference of the IEEE Computer and Communications Societies. Gateway to the 21st Century (Cat. No.98.

[9]  Tsutomu Sasao,et al.  Switching Theory for Logic Synthesis , 1999, Springer US.

[10]  Tsutomu Sasao,et al.  Design of Address Generators Using Multiple LUT Cascade on FPGA , 2006 .

[11]  Tsutomu Sasao,et al.  BDD representation for incompletely specified multiple-output logic functions and its applications to functional decomposition , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[12]  Tsutomu Sasao,et al.  On the design of LPM address generators using multiple LUT cascades on FPGAs , 2007 .

[13]  K. Pagiamtzis,et al.  A low-power content-addressable memory (CAM) using pipelined hierarchical search scheme , 2004, IEEE Journal of Solid-State Circuits.