An example of balanced truncation method and its surprising time domain performance
暂无分享,去创建一个
[1] Frank Wang,et al. An efficient Lyapunov equation-based approach for generating reduced-order models of interconnect , 1999, DAC '99.
[2] Ben Wang,et al. Evenly Distributed Rc Interconnect Elo Model Simplification and its Simulation , 2007 .
[3] W. Wang,et al. A tighter relative-error bound for balanced stochastic truncation , 1990 .
[4] Sung-Mo Kang,et al. Interconnection delay in very high-speed VLSI , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.
[5] Wang Ben,et al. Balanced truncated models of RC interconnect circuits and their simulation , 2005 .
[6] J. Doyle,et al. Essentials of Robust Control , 1997 .
[7] B. Anderson,et al. Frequency-weighted optimal Hankel-norm approximation of stable transfer functions , 1985 .
[8] K. Glover. All optimal Hankel-norm approximations of linear multivariable systems and their L, ∞ -error bounds† , 1984 .
[9] B. Anderson,et al. Model reduction for control system design , 1984 .
[10] Ernest S. Kuh,et al. On projection-based algorithms for model-order reduction of interconnects , 2002 .
[11] Lawrence T. Pileggi,et al. Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[12] Massoud Pedram,et al. Model-order reduction using variational balanced truncation with spectral shaping , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.
[13] Aaas News,et al. Book Reviews , 1893, Buffalo Medical and Surgical Journal.
[14] Ben Wang,et al. ELO MODEL REDUCTION AND CASE STUDY OF EVENLY DISTRIBUTED RC INTERCONNECT , 2005 .
[15] YuanBaoguo,et al. BALANCED TRUNCATED MODELS OF RC INTERCONNECT CIRCUITS AND THEIR SIMULATION , 2005 .
[16] Michael G. Safonov,et al. A Tighter Relative-Error Bound for Balanced Stochastic Truncation , 1990, 1990 American Control Conference.
[17] Baoguo Yuan,et al. RC interconnect circuits and its balanced truncated models , 2004, Fifth World Congress on Intelligent Control and Automation (IEEE Cat. No.04EX788).
[18] Luís Miguel Silveira,et al. Guaranteed passive balancing transformations for model order reduction , 2002, DAC '02.
[19] Sung-Mo Kang,et al. Interconnection delay in very high-speed VLSI , 1991 .
[20] Roland W. Freund,et al. Efficient linear circuit analysis by Pade´ approximation via the Lanczos process , 1994, EURO-DAC '94.