An Improved Hierarchical Design Flow for Coarse Grain Regular Fabrics

This project included two parts. First, a reconfigurable cell was designed as the DataPath Unit (DPU) of a Dynamically Reconfigurable Resource Array (DRRA). In this cell, hardware resources were sh ...

[1]  Kwang-Ting Cheng,et al.  Electronic Design Automation: Synthesis, Verification, and Test , 2009 .

[2]  Yao-Wen Chang,et al.  Multilevel routing with antenna avoidance , 2004, ISPD '04.

[3]  Yao-Wen Chang,et al.  A novel framework for multilevel routing considering routability and performance , 2002, IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002..

[4]  Jason Cong,et al.  MARS-a multilevel full-chip gridless routing system , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Brent E. Nelson,et al.  HMFlow: Accelerating FPGA Compilation with Hard Macros for Rapid Prototyping , 2011, 2011 IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines.

[6]  R. Engelbrecht,et al.  DIGEST of TECHNICAL PAPERS , 1959 .

[7]  Ahmed Hemani,et al.  High Level Synthesis Framework for a Coarse Grain Reconfigurable Architecture , 2010, NORCHIP 2010.

[8]  Wei Zhang,et al.  A datapath routing algorithm using bit regularity extraction , 2005, 2005 6th International Conference on ASIC.

[9]  Ahmed Hemani,et al.  Morphable DPU: Smart and efficient data path for signal processing applications , 2009, 2009 IEEE Workshop on Signal Processing Systems.

[10]  Majid Sarrafzadeh,et al.  Coupling aware routing , 2000, Proceedings of 13th Annual IEEE International ASIC/SOC Conference (Cat. No.00TH8541).

[11]  Jason Cong,et al.  An enhanced multilevel routing system , 2002, IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002..

[12]  Roberto Guerrieri,et al.  RTL-to-layout implementation of an embedded coarse grained architecture for dynamically reconfigurable computing in systems-on-chip , 2009, 2009 International Symposium on System-on-Chip.

[13]  D. T. Lee,et al.  Crosstalk- and performance-driven multilevel full-chip routing , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Ahmed Hemani,et al.  Partially reconfigurable interconnection network for dynamically reprogrammable resource array , 2009, 2009 IEEE 8th International Conference on ASIC.

[15]  Johnny Öberg,et al.  ProGram : a grammar-based method for specification and hardware synthesis of communication protocols , 1999 .

[16]  Yanheng Zhang,et al.  RegularRoute: an efficient detailed router with regular routing patterns , 2011, ISPD '11.

[17]  Younglok Kim,et al.  Efficient implementation of OVSF code generator for UMTS systems , 2009, 2009 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing.

[18]  姚海龙,et al.  Congestion-Driven Multilevel Full-Chip Routing Framework , 2008 .

[19]  Majid Sarrafzadeh,et al.  Pattern routing: use and theory for increasing predictability andavoiding coupling , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  Ahmed Hemani,et al.  A Library Development Framework for a Coarse Grain Reconfigurable Architecture , 2011, 2011 24th Internatioal Conference on VLSI Design.

[21]  Ravi Varadarajan,et al.  A signature based approach to regularity extraction , 1997, ICCAD 1997.

[22]  Affaq Qamar.  Impact of Pin Orientation on Routing Regularity of HPM Architectures , 2010 .

[23]  M. Kuulusa,et al.  Hardware unit for OVSF/Walsh/Hadamard code generation [3G mobile communication applications] , 2004, 2004 International Symposium on System-on-Chip, 2004. Proceedings..

[24]  Yao-Wen Chang,et al.  Multilevel full-chip gridless routing considering optical proximity correction , 2005, ASP-DAC.

[25]  David G. Chinnery,et al.  Closing the Gap Between ASIC and Custom - Tools and Techniques for High-Performance ASIC Design , 2002 .

[26]  Minsik Cho,et al.  Wire Density Driven Global Routing for CMP Variation and Timing , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[27]  Yao-Wen Chang,et al.  Multilevel routing with jumper insertion for antenna avoidance , 2006, Integr..

[28]  Brent E. Nelson,et al.  Using Hard Macros to Reduce FPGA Compilation Time , 2010, 2010 International Conference on Field Programmable Logic and Applications.

[29]  Sunil P. Khatri,et al.  An efficient and regular routing methodology for datapath designsusing net regularity extraction , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[30]  Khosrow Golshan,et al.  Physical Design Essentials: An ASIC Design Implementation Perspective , 2007 .

[31]  William J. Dally,et al.  The role of custom design in ASIC chips , 2000, Proceedings 37th Design Automation Conference.

[32]  Yao-Wen Chang,et al.  A novel framework for multilevel full-chip gridless routing , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[33]  Majid Sarrafzadeh,et al.  Predictable routing , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[34]  Jason Cong,et al.  Performance driven multi-layer general area routing for PCB/MCM designs , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[35]  Andrzej J. Strojwas,et al.  Routing architecture exploration for regular fabrics , 2004, Proceedings. 41st Design Automation Conference, 2004..

[36]  Ahmed Hemani,et al.  An improved self-reconfigurable interconnection scheme for a Coarse Grain Reconfigurable Architecture , 2010, NORCHIP 2010.

[37]  Eby G. Friedman,et al.  Orthogonal code generator for 3G wireless transceivers , 2003, GLSVLSI '03.