A purely map procedure for two-level multiple-output logic minimization

A pedagogical treatment of two-level multiple-output logic minimization is presented through a compact exposition of a novel manual fast procedure. This procedure is a purely map technique which generalizes the map procedure for single-output minimization. It requires neither the generation of the set of all paramount prime implicants, nor the construction of a cover matrix. Instead, it utilizes certain visual interactions between various groups of maps placed at distinct levels of a Hasse diagram, which is conveniently drawn in a Karnaugh map layout so that any parent map is easily visualized as adjacent to all its children maps. The present exposition is believed to enhance what is currently available in undergraduate texts, and is intended as a supplement to, rather than a replacement of, automated computational experience. An illustrative example demonstrates the proposed procedure for the dual cases of AND–OR and OR–AND minimizations.

[1]  Ali Muhammad Ali Rushdi.  Using variable-entered karnaugh maps to solve boolean equations , 2001, Int. J. Comput. Math..

[2]  Frederick J. Hill,et al.  Introduction to Switching Theory and Logical Design , 1968 .

[3]  Daniel L. Ostapko,et al.  MINI: A Heuristic Approach for Logic Minimization , 1974, IBM J. Res. Dev..

[4]  David E. Muller,et al.  Application of Boolean algebra to switching circuit design and to error detection , 1954, Trans. I R E Prof. Group Electron. Comput..

[5]  Robert K. Brayton,et al.  Logic Minimization Algorithms for VLSI Synthesis , 1984, The Kluwer International Series in Engineering and Computer Science.

[6]  A. Rushdi,et al.  A Map Procedure For Two-Level Multiple-Output Logic Minimization , 2004 .

[7]  John F. Wakerly,et al.  Digital design - principles and practices , 1990, Prentice Hall Series in computer engineering.

[8]  Anh Tran,et al.  Fundamentals of logic design , 2008 .

[9]  Gerald R. Peterson,et al.  Computer aided logical design - with emphasis on VLSI (4. ed.) , 1993 .

[10]  Zvonko G. Vranesic,et al.  Fundamentals of Digital Logic with Verilog Design , 1999 .

[11]  Michel Dagenais,et al.  McBOOLE: A New Procedure for Exact Logic Minimization , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  D. Lewin,et al.  Design of Logic Systems , 1992, Springer US.

[13]  Thomas C. Bartee,et al.  Computer Design of Multiple-Output Logical Networks , 1961, IRE Trans. Electron. Comput..

[14]  F. Joel Ferguson.  Book Review: Logic Design Principles by Edward J. McCluskey: Prentice-Hall Publishers, Englewood Cliffs, New Jersey, 549 pp., $39.95 , 1988, CARN.

[15]  Bernard Kolman,et al.  Discrete Mathematical Structures , 1984 .

[16]  Frank M. Brown,et al.  Boolean reasoning - the logic of boolean equations , 1990 .

[17]  Stephen H. Unger.  The essence of logic circuits , 1989 .

[18]  R. G. Bennetts,et al.  Introduction to Switching Theory and Logical Design , 1981 .

[19]  Omar M. Ba-Rukab,et al.  Two-Level Multiple-Output Logic Minimization Using A Single Function , 2003, Int. J. Comput. Math..

[20]  Saburo Muroga,et al.  Logic design and switching theory , 1979 .