A "soft++" eFPGA physical design approach with case studies in 180nm and 90nm

Our recent work in embedded FPGAs has been focused on a soft IP approach where programmable fabrics are described at the RTL level and implemented using the ASIC digital flow and generic standard cells. Early results showed significant penalties in area, delay, and power overhead. However, using tactical standard cells and a structured physical design approach within such a flow, we were able to obtain large savings in area and delay. We defined this new approach as soft++ eFPGA. This paper provides details of the physical design flow, with particular emphasis on floor-planning, interconnect-planning, and clock tree synthesis. The advantages of our approach in handling larger circuits are demonstrated on a set of realistic benchmark circuits implemented in 180nm and 90nm CMOS process technology

[1]  Guy Lemieux,et al.  An improved "soft" eFPGA design and implementation strategy , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[2]  R. Saleh,et al.  SoC implementation issues for synthesizable embedded programmable logic cores , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[3]  Paul S. Zuchowski,et al.  A hybrid ASIC and FPGA architecture , 2002, ICCAD 2002.

[4]  Victor Olubunmi Aken’Ova.  Bridging the gap between soft and hard eFPGA design , 2005 .

[5]  Scott Hauck,et al.  Automatic creation of domain-specific reconfigurable CPLDs for SOC , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[6]  Scott Hauck,et al.  Automatic layout of domain-specific reconfigurable subsystems for system-on-a-chip , 2002, FPGA '02.

[7]  David G. Chinnery,et al.  Closing the Gap Between ASIC and Custom - Tools and Techniques for High-Performance ASIC Design , 2002 .

[8]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[9]  Anthony J. Yu,et al.  Directional and single-driver wires in FPGA interconnect , 2004, Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921).