A unified signed-digit adder for high-radix modular exponentiation on GF(p) and GF(2p)
暂无分享,去创建一个
[1] Masaaki Niimura,et al. A high-speed processing LSI for RSA cryptograms using an improved adder circuit , 2004, 2004 IEEE Region 10 Conference TENCON 2004..
[2] Holger Orup,et al. Simplifying quotient determination in high-radix modular multiplication , 1995, Proceedings of the 12th Symposium on Computer Arithmetic.
[3] Yi Wang,et al. A unified architecture for a public key cryptographic coprocessor , 2008, J. Syst. Archit..
[4] Alessandro Cilardo,et al. A novel unified architecture for public-key cryptography , 2005, Design, Automation and Test in Europe.
[5] ÇETIN K. KOÇ,et al. Montgomery Multiplication in GF(2k) , 1998, Des. Codes Cryptogr..
[6] Akashi Satoh,et al. A Scalable Dual-Field Elliptic Curve Cryptographic Processor , 2003, IEEE Trans. Computers.
[7] Lejla Batina,et al. Flexible Hardware Design for RSA and Elliptic Curve Cryptosystems , 2004, CT-RSA.
[8] Yi Wang,et al. Unified Signed-Digit Number Adder for RSA and ECC Public-key Cryptosystems , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.
[9] Johann Großschädl,et al. A Bit-Serial Unified Multiplier Architecture for Finite Fields GF(p) and GF(2m) , 2001, CHES.