Design decision in the implementation of a raw architecture workstation

In this thesis, I trace the design decisions that we have made along the journey to creating the first Raw architecture prototype. I describe the emergence of extroverted computing, and the consequences of the billion transistor era. I detail how the architecture was born from our experience with FPGA computing. I familiarize the reader with Raw by summarizing the programmer’s viewpoint of the current design. I motivate our decision to build a prototype. I explain the design decisions we made in the implementation of the static and dynamic networks, the tile processor, the switch processor, and the prototype systems. I finalize by showing some results that were generated by our compiler and run on our simulator. Thesis Supervisor: Anant Agarwal Title: Professor, Laboratory for Computer Science

[1]  Victor Lee,et al.  The RAW benchmark suite: computation structures for general purpose computing , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[2]  Donald Yeung,et al.  The MIT Alewife machine: architecture and performance , 1995, ISCA '98.

[3]  Rajeev Barua,et al.  Maps: a compiler-managed memory system for raw machines , 1999, ISCA.

[4]  David L. Tennenhouse,et al.  SpectrumWare: a software-oriented approach to wireless signal processing , 1995, MobiCom '95.

[5]  David A. Patterson,et al.  Computer Architecture - A Quantitative Approach, 5th Edition , 1996 .

[6]  AgarwalAnant,et al.  Baring It All to Software , 1997 .

[7]  Lionel M. Ni,et al.  The turn model for adaptive routing , 1998, ISCA '98.

[8]  Ruby B. Lee Subword parallelism with MAX-2 , 1996, IEEE Micro.

[9]  John L. Hennessy,et al.  The Future of Systems Research , 1999, Computer.

[10]  David S. L. Wei Mobile Computing and Networking , 2022 .

[11]  Vivek Sarkar,et al.  Space-time scheduling of instruction-level parallelism on a raw machine , 1998, ASPLOS VIII.

[12]  Stuart Franklin Oberman,et al.  Design issues in high performance floating point arithmetic units , 1996 .

[13]  William J. Dally,et al.  The torus routing chip , 2005, Distributed Computing.

[14]  Michael Ruogu Zhang Software floating-point computation on parallel mahcines , 1999 .

[15]  Vivek Sarkar,et al.  Baring It All to Software: Raw Machines , 1997, Computer.

[16]  Csaba Andras Moritz,et al.  Hot Pages: Software Caching for Raw Microprocessors , 1999 .

[17]  Thomas R. Gross,et al.  Retrospective: a retrospective on the Warp machines , 1998, ISCA '98.

[18]  Lionel M. Ni,et al.  The Turn Model for Adaptive Routing , 1992, [1992] Proceedings the 19th Annual International Symposium on Computer Architecture.

[19]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[20]  Victor Lee,et al.  Exploiting two-case delivery for fast protected messaging , 1998, Proceedings 1998 Fourth International Symposium on High-Performance Computer Architecture.

[21]  John Kubiatowicz,et al.  Integrated shared-memory and message-passing communication in the Alewife multiprocessor , 1998 .

[22]  Eric A. Brewer,et al.  Remote queues: exposing message queues for optimization and atomicity , 1995, SPAA '95.

[23]  E. Berlekamp,et al.  Winning Ways for Your Mathematical Plays , 1983 .