论文信息 - Modeling of Delay Variability Due to Supply Variations in Pass-Transistor and Static Full Adders

Modeling of Delay Variability Due to Supply Variations in Pass-Transistor and Static Full Adders

In this communication, the delay variability due to supply variations is investigated for two important full adder topologies. An analytical model of the delay sensitivity to supply variations is developed for the static and the complementary pass gate logic (CPL) logic style. The model is very simple and independent of the adopted technology, thus it allows for identifying the main parameters which define the delay variability due to supply variations, as well as deriving design considerations. From the model, several interesting properties are derived, such as the importance of the input rise/fall time variations and the effect of the voltage and technology scaling. The model is validated by means of SPICE simulations with a 0.18-mum and a 0.35-mum technology.

Massimo Alioto | Gaetano Palumbo

[1] Vivek De,et al. Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[2] A. R. Newton,et al. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .

[3] Kwang-Ting Cheng,et al. Modeling, testing, and analysis for delay defects and noise effects in deep submicron devices , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4] David G. Chinnery,et al. Closing the Gap Between ASIC and Custom - Tools and Techniques for High-Performance ASIC Design , 2002 .

[5] Massimo Alioto,et al. Analysis and Comparison on Full Adder Block in , 2002 .

[6] Massimo Alioto,et al. Analysis and comparison on full adder block in submicron technology , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[7] José Pineda de Gyvez,et al. Limits to performance spread tuning using adaptive voltage and body biasing , 2005, 2005 IEEE International Symposium on Circuits and Systems.