PHANTOM: practical oblivious computation in a secure processor
暂无分享,去创建一个
Elaine Shi | Dawn Xiaodong Song | John Kubiatowicz | Krste Asanovic | Martin Maas | Emil Stefanov | Mohit Tiwari | Eric Love | E. Shi | D. Song | J. Kubiatowicz | K. Asanović | Emil Stefanov | Eric Love | Martin Maas | Mohit Tiwari
[1] Koen De Bosschere,et al. Practical Mitigations for Timing-Based Side-Channel Attacks on Modern x86 Processors , 2009, 2009 30th IEEE Symposium on Security and Privacy.
[2] Carlos V. Rozas,et al. Innovative instructions and software model for isolated execution , 2013, HASP '13.
[3] Michael K. Reiter,et al. Cross-VM side channels and their use to extract private keys , 2012, CCS.
[4] Ariel J. Feldman,et al. Lest we remember: cold-boot attacks on encryption keys , 2008, CACM.
[5] Michael T. Goodrich,et al. Oblivious RAM simulation with efficient worst-case access overhead , 2011, CCSW '11.
[6] Oded Goldreich,et al. Towards a theory of software protection and simulation by oblivious RAMs , 1987, STOC.
[7] Tal Rabin,et al. Proceedings of the 30th annual conference on Advances in cryptology , 2010 .
[8] Nicholas Nethercote,et al. Valgrind: a framework for heavyweight dynamic binary instrumentation , 2007, PLDI '07.
[9] J. Thomas Pawlowski,et al. Hybrid memory cube (HMC) , 2011, 2011 IEEE Hot Chips 23 Symposium (HCS).
[10] Andrew S. Tanenbaum,et al. Modern Operating Systems , 1992 .
[11] Yiguo Qiao,et al. Anomaly intrusion detection method based on HMM , 2002 .
[12] Srinivas Devadas,et al. Unified Oblivious-RAM: Improving Recursive ORAM with Locality and Pseudorandomness , 2014, IACR Cryptol. ePrint Arch..
[13] Hari Balakrishnan,et al. CryptDB: protecting confidentiality with encrypted query processing , 2011, SOSP.
[14] Dawn Xiaodong Song,et al. Timing Analysis of Keystrokes and Timing Attacks on SSH , 2001, USENIX Security Symposium.
[15] Sean W. Smith. Outbound authentication for programmable secure coprocessors , 2004, International Journal of Information Security.
[16] Srinivas Devadas,et al. Suppressing the Oblivious RAM timing channel while making information leakage and program efficiency trade-offs , 2014, 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA).
[17] Peter Williams,et al. PrivateFS: a parallel oblivious file system , 2012, CCS.
[18] Srinivas Devadas,et al. A secure processor architecture for encrypted computation on untrusted programs , 2012, STC '12.
[19] Elaine Shi,et al. Memory Trace Oblivious Program Execution , 2013, 2013 IEEE 26th Computer Security Foundations Symposium.
[20] Simha Sethumadhavan,et al. Silencing Hardware Backdoors , 2011, 2011 IEEE Symposium on Security and Privacy.
[21] Rafail Ostrovsky,et al. Software protection and simulation on oblivious RAMs , 1996, JACM.
[22] Yunsup Lee,et al. The RISC-V Instruction Set Manual , 2014 .
[23] Patrick Groeneveld,et al. Proceedings of the 49th Annual Design Automation Conference , 2012, DAC 2012.
[24] Johan Agat,et al. Transforming out timing leaks , 2000, POPL '00.
[25] Frederic T. Chong,et al. Complete information flow tracking from the gates up , 2009, ASPLOS.
[26] Yu Wang,et al. FPMR: MapReduce framework on FPGA , 2010, FPGA '10.
[27] Ramakrishna Gummadi,et al. Determinating timing channels in compute clouds , 2010, CCSW '10.
[28] Ivan Damgård,et al. Perfectly Secure Oblivious RAM Without Random Oracles , 2011, IACR Cryptol. ePrint Arch..
[29] Ieee Staff. 2013 IEEE High Performance Extreme Computing Conference (HPEC) , 2013 .
[30] Wilfred Pinfold,et al. Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis , 2009, HiPC 2009.
[31] Raghav Kaushik,et al. Oblivious Query Processing , 2013, ICDT.
[32] Tao Zhang,et al. HIDE: an infrastructure for efficiently protecting information leakage on the address bus , 2004, ASPLOS XI.
[33] Elaine Shi,et al. Towards Practical Oblivious RAM , 2011, NDSS.
[34] Rafail Ostrovsky,et al. Private information storage (extended abstract) , 1997, STOC '97.
[35] Joshua Schiffman,et al. Shroud: ensuring private access to large-scale data in the data center , 2013, FAST.
[36] Elaine Shi,et al. Path ORAM: an extremely simple oblivious RAM protocol , 2012, CCS.
[37] Elaine Shi,et al. A High-Performance Oblivious RAM Controller on the Convey HC-2ex Heterogeneous Computing Platform , 2013 .
[38] Elaine Shi,et al. Oblivious RAM with O((logN)3) Worst-Case Cost , 2011, ASIACRYPT.
[39] Simha Sethumadhavan,et al. TimeWarp: Rethinking timekeeping and performance monitoring mechanisms to mitigate side-channel attacks , 2012, 2012 39th Annual International Symposium on Computer Architecture (ISCA).
[40] Elaine Shi,et al. ObliviStore: High Performance Oblivious Cloud Storage , 2013, 2013 IEEE Symposium on Security and Privacy.
[41] Peter Williams,et al. Single round access privacy on outsourced storage , 2012, CCS '12.
[42] Michael T. Goodrich,et al. Privacy-preserving group data access via stateless oblivious RAM simulation , 2011, SODA.
[43] Danfeng Zhang,et al. Predictive black-box mitigation of timing channels , 2010, CCS '10.
[44] Brandon Lucia,et al. DMP: Deterministic Shared-Memory Multiprocessing , 2010, IEEE Micro.
[45] G. Edward Suh,et al. AEGIS: architecture for tamper-evident and tamper-resistant processing , 2003, ICS.
[46] Elena Schwolsky,et al. Keeping secrets. , 2011, The American journal of nursing.
[47] Brian Rogers,et al. Using Address Independent Seed Encryption and Bonsai Merkle Trees to Make Secure Processors OS- and Performance-Friendly , 2007, 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007).
[48] Ingrid Verbauwhede,et al. A 21.54 Gbits/s fully pipelined AES processor on FPGA , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.
[49] Markus G. Kuhn,et al. Tamper resistance: a cautionary note , 1996 .
[50] Craig Gentry,et al. Fully homomorphic encryption using ideal lattices , 2009, STOC '09.
[51] Michael J. Fischer,et al. Relations Among Complexity Measures , 1979, JACM.
[52] Wayne Luk,et al. Reconfigurable acceleration for Monte Carlo based financial simulation , 2005, Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005..
[53] Hovav Shacham,et al. Hey, you, get off of my cloud: exploring information leakage in third-party compute clouds , 2009, CCS.
[54] Donald Nguyen,et al. Machine learning-based prefetch optimization for data center applications , 2009, Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis.
[55] Rui Wang,et al. Side-Channel Leaks in Web Applications: A Reality Today, a Challenge Tomorrow , 2010, 2010 IEEE Symposium on Security and Privacy.
[56] John Wawrzynek,et al. Chisel: Constructing hardware in a Scala embedded language , 2012, DAC Design Automation Conference 2012.
[57] David A. Basin,et al. An information-theoretic model for adaptive side-channel attacks , 2007, CCS '07.
[58] Kai-Min Chung,et al. Statistically-secure ORAM with Õ(log2 n) Overhead , 2014, ASIACRYPT.
[59] Dan Boneh,et al. Architectural support for copy and tamper resistant software , 2000, SIGP.
[60] Balaram Sinharoy,et al. POWER7: IBM's next generation server processor , 2010, 2009 IEEE Hot Chips 21 Symposium (HCS).
[61] Michael Norrish,et al. seL4: formal verification of an OS kernel , 2009, SOSP '09.
[62] Rafail Ostrovsky,et al. On the (in)security of hash-based oblivious RAM and a new balancing scheme , 2012, SODA.
[63] Danfeng Zhang,et al. Predictive mitigation of timing channels in interactive systems , 2011, CCS '11.
[64] Daniel Castro. How Much Will PRISM Cost the U.S. Cloud Computing Industry , 2013 .
[65] Ernesto Pimentel,et al. An Efficient Software Protection Scheme , 2001, SEC.
[66] Andreas Haeberlen,et al. Differential Privacy Under Fire , 2011, USENIX Security Symposium.
[67] Heng Yin,et al. OS-Sommelier: memory-only operating system fingerprinting in the cloud , 2012, SoCC '12.
[68] Craig Gentry,et al. Optimizing ORAM and Using It Efficiently for Secure Computation , 2013, Privacy Enhancing Technologies.
[69] Benny Pinkas,et al. Oblivious RAM Revisited , 2010, CRYPTO.
[70] Srinivas Devadas,et al. Integrity verification for path Oblivious-RAM , 2013, 2013 IEEE High Performance Extreme Computing Conference (HPEC).
[71] Leendert van Doorn,et al. The IBM PCIXCC: A new cryptographic coprocessor for the IBM eServer , 2004, IBM J. Res. Dev..
[72] G. Edward Suh,et al. Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random Functions , 2005, ISCA 2005.
[73] A. Raftery. A model for high-order Markov chains , 1985 .
[74] Peter Williams,et al. Building castles out of mud: practical access pattern privacy and correctness on untrusted storage , 2008, CCS.
[75] Brad Calder,et al. Automatically characterizing large scale program behavior , 2002, ASPLOS X.
[76] Michael T. Goodrich,et al. Privacy-Preserving Access of Outsourced Data via Oblivious RAM Simulation , 2010, ICALP.
[77] Jean-Pierre Seifert,et al. Breaking and entering through the silicon , 2013, CCS.
[78] Kartik Nayak,et al. Oblivious Data Structures , 2014, IACR Cryptol. ePrint Arch..
[79] Kevin Klues,et al. Tessellation: space-time partitioning in a manycore client OS , 2009 .
[80] Andrew Huang,et al. Keeping Secrets in Hardware: The Microsoft Xbox™ Case Study , 2002, CHES.
[81] Mateo Valero,et al. Multiple-banked register file architectures , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[82] Srinivas Devadas,et al. Design space exploration and optimization of path oblivious RAM in secure processors , 2013, ISCA.
[83] Aniket Kate,et al. ObliviAd: Provably Secure and Practical Online Behavioral Advertising , 2012, 2012 IEEE Symposium on Security and Privacy.