State of the art and challenges for test and reliability of emerging nonvolatile resistive memories

[1]  C. Lam,et al.  Resistance drift in phase change memory , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[2]  An Chen,et al.  Variability of resistive switching memories and its impact on crossbar array performance , 2011, 2011 International Reliability Physics Symposium.

[3]  L. Goux,et al.  Balancing SET/RESET Pulse for $>\hbox{10}^{10}$ Endurance in $\hbox{HfO}_{2}\hbox{/Hf}$ 1T1R Bipolar RRAM , 2012, IEEE Transactions on Electron Devices.

[4]  Jacques-Olivier Klein,et al.  Failure and reliability analysis of STT-MRAM , 2012, Microelectron. Reliab..

[5]  S. Natarajan,et al.  A 64-Mb embedded FRAM utilizing a 130-nm 5LM Cu/FSG logic process , 2004, IEEE Journal of Solid-State Circuits.

[6]  Hui Zhao,et al.  A Scaling Roadmap and Performance Evaluation of In-Plane and Perpendicular MTJ Based STT-MRAMs for High-Density Cache Memory , 2013, IEEE Journal of Solid-State Circuits.

[7]  Weisheng Zhao,et al.  Read disturbance issue for nanoscale STT-MRAM , 2015, 2015 IEEE Non-Volatile Memory System and Applications Symposium (NVMSA).

[8]  Youguang Zhang,et al.  Reconfigurable Codesign of STT-MRAM Under Process Variations in Deeply Scaled Technology , 2015, IEEE Transactions on Electron Devices.

[9]  D. Ielmini,et al.  Electrical characterization of anomalous cells in phase change memory arrays , 2006, 2006 International Electron Devices Meeting.

[10]  Mircea R. Stan,et al.  Relaxing non-volatility for fast and energy-efficient STT-RAM caches , 2011, 2011 IEEE 17th International Symposium on High Performance Computer Architecture.

[11]  Jagan Singh Meena,et al.  Overview of emerging nonvolatile memory technologies , 2014, Nanoscale Research Letters.

[12]  Elena I. Vatajelu,et al.  Power-aware voltage tuning for STT-MRAM reliability , 2015, 2015 20th IEEE European Test Symposium (ETS).

[13]  J. W. Brown.  Thermal Fluctuations of a Single-Domain Particle , 1963 .

[14]  B. Gleixner,et al.  Reliability characterization of Phase Change Memory , 2009, 2009 10th Annual Non-Volatile Memory Technology Symposium (NVMTS).

[15]  G. Lo,et al.  Analytic model of endurance degradation and its practical applications for operation scheme optimization in metal oxide based RRAM , 2013, 2013 IEEE International Electron Devices Meeting.

[16]  Kaushik Roy,et al.  TapeCache: a high density, energy efficient cache based on domain wall memory , 2012, ISLPED '12.

[17]  S. Menzel,et al.  Physics of the Switching Kinetics in Resistive Memories , 2015 .

[18]  Arnaud Virazel,et al.  A Complete Resistive-Open Defect Analysis for Thermally Assisted Switching MRAMs , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Kaushik Roy,et al.  STAG: Spintronic-Tape Architecture for GPGPU cache hierarchies , 2014, 2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA).

[20]  A. Pirovano,et al.  Statistical and scaling behavior of structural relaxation effects in phase-change memory (PCM) devices , 2009, 2009 IEEE International Reliability Physics Symposium.

[21]  Arijit Raychowdhury,et al.  A Model Study of Defects and Faults in Embedded Spin Transfer Torque (STT) MRAM Arrays , 2015, 2015 IEEE 24th Asian Test Symposium (ATS).

[22]  K. Roy,et al.  Modeling of dielectric breakdown-induced time-dependent STT-MRAM performance degradation , 2011, 69th Device Research Conference.

[23]  Shimeng Yu,et al.  Emerging Memory Technologies: Recent Trends and Prospects , 2016, IEEE Solid-State Circuits Magazine.

[24]  Rainer Waser,et al.  Phase-Change and Redox-Based Resistive Switching Memories , 2015, Proceedings of the IEEE.

[25]  Kee-Won Kwon,et al.  Analysis of resistance variations and variance-aware read circuit for cross-point ReRAM , 2013, 2013 5th IEEE International Memory Workshop.

[26]  Sachhidh Kannan,et al.  Detection, diagnosis, and repair of faults in memristor-based memories , 2014, 2014 IEEE 32nd VLSI Test Symposium (VTS).

[27]  Kaushik Roy,et al.  Cache Design with Domain Wall Memory , 2016, IEEE Transactions on Computers.

[28]  Mircea R. Stan,et al.  The Promise of Nanomagnetics and Spintronics for Future Logic and Universal Memory , 2010, Proceedings of the IEEE.

[29]  Defects in Amorphous Semiconductors , 2013 .

[30]  Jian Li,et al.  Memory Latency Reduction via Thread Throttling , 2010, 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture.

[31]  Mohammad Gh. Mohammad.  Fault model and test procedure for phase change memory , 2011, IET Comput. Digit. Tech..

[32]  Xuanyao Fong,et al.  Low-power robust complementary polarizer STT-MRAM (CPSTT) for on-chip caches , 2013, 2013 5th IEEE International Memory Workshop.

[33]  X. Y. Liu,et al.  Improvement of endurance degradation for oxide based resistive switching memory devices correlated with oxygen vacancy accumulation effect , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[34]  Onur Mutlu,et al.  Architecting phase change memory as a scalable dram alternative , 2009, ISCA '09.

[35]  Kaushik Roy,et al.  Write-Optimized STT-MRAM Bit-Cells Using Asymmetrically Doped Transistors , 2014, IEEE Electron Device Letters.

[36]  Wei Wang,et al.  Design considerations for variation tolerant multilevel CMOS/Nano memristor memory , 2010, GLSVLSI '10.

[37]  S. Deora.  Reliability challenges in resistive switching memories technology , 2015, 2015 IEEE International Integrated Reliability Workshop (IIRW).

[38]  Jiale Liang,et al.  A 1.4µA reset current phase change memory cell with integrated carbon nanotube electrodes for cross-point memory application , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[39]  Kelly A. Shaw,et al.  Why Computer Architecture Matters: Memory Access , 2008, Comput. Sci. Eng..

[40]  Hiroyuki Yamauchi.  A Discussion on SRAM Circuit Design Trend in Deeper Nanometer-Scale Technologies , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[41]  Linggang Zhu,et al.  An overview of materials issues in resistive random access memory , 2015 .

[42]  David Bondurant,et al.  Ferroelectronic ram memory family for critical data storage , 1990 .

[43]  Seyed Nima Mozaffari,et al.  More Efficient Testing of Metal-Oxide Memristor–Based Memory , 2017, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[44]  C. Chung,et al.  Reliability perspectives for high density PRAM manufacturing , 2011, 2011 International Electron Devices Meeting.

[45]  Kaushik Roy,et al.  Spin-Transfer Torque Memories: Devices, Circuits, and Systems , 2016, Proceedings of the IEEE.

[46]  Kaushik Roy,et al.  Dual pillar spin-transfer torque MRAMs for low power applications , 2013, JETC.

[47]  Sergei V. Kalinin,et al.  Ferroelectric hafnium oxide: A CMOS-compatible and highly scalable approach to future ferroelectric memories , 2013, 2013 IEEE International Electron Devices Meeting.

[48]  D. Ielmini,et al.  Anomalous Cells With Low Reset Resistance in Phase-Change-Memory Arrays , 2007, IEEE Electron Device Letters.

[49]  Weisheng Zhao,et al.  Compact Modeling of Perpendicular-Anisotropy CoFeB/MgO Magnetic Tunnel Junctions , 2012, IEEE Transactions on Electron Devices.

[50]  N. Singh,et al.  Physical mechanisms of endurance degradation in TMO-RRAM , 2011, 2011 International Electron Devices Meeting.

[51]  L. Goux,et al.  Understanding of the endurance failure in scaled HfO2-based 1T1R RRAM through vacancy mobility degradation , 2012, 2012 International Electron Devices Meeting.

[52]  Said Hamdioui,et al.  Testing Open Defects in Memristor-Based Memories , 2015, IEEE Transactions on Computers.

[53]  M. Trentzsch,et al.  A 28nm HKMG super low power embedded NVM technology based on ferroelectric FETs , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[54]  H.-S. Philip Wong,et al.  Phase Change Memory , 2010, Proceedings of the IEEE.

[55]  Kinarn Kim,et al.  Reliability investigations for manufacturable high density PRAM , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[56]  D. Ielmini,et al.  Self-aligned nanotube-nanowire phase change memory. , 2013, Nano letters.

[57]  Alex K. Jones,et al.  Design exploration of racetrack lower-level caches , 2014, 2014 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED).

[58]  Sachhidh Kannan,et al.  Sneak-path Testing of Memristor-based Memories , 2013, 2013 26th International Conference on VLSI Design and 2013 12th International Conference on Embedded Systems.

[59]  Said Hamdioui,et al.  DfT schemes for resistive open defects in RRAMs , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[60]  Byung-Gook Park,et al.  Accurate analysis of conduction and resistive-switching mechanisms in double-layered resistive-switching memory devices , 2012 .

[61]  Arijit Raychowdhury,et al.  Analysis of Defects and Variations in Embedded Spin Transfer Torque (STT) MRAM Arrays , 2016, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[62]  D. Ielmini,et al.  Recovery and Drift Dynamics of Resistance and Threshold Voltages in Phase-Change Memories , 2007, IEEE Transactions on Electron Devices.

[63]  Qi Wang,et al.  A 20nm 1.8V 8Gb PRAM with 40MB/s program bandwidth , 2012, 2012 IEEE International Solid-State Circuits Conference.

[64]  Shimeng Yu,et al.  Metal–Oxide RRAM , 2012, Proceedings of the IEEE.

[65]  Jin-Fu Li,et al.  Fault modeling and testing of 1T1R memristor memories , 2015, 2015 IEEE 33rd VLSI Test Symposium (VTS).

[66]  J. Katine,et al.  Device implications of spin-transfer torques , 2008 .

[67]  Shimeng Yu,et al.  Overview of resistive switching memory (RRAM) switching mechanism and device modeling , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[68]  Frederick T. Chen,et al.  RRAM Defect Modeling and Failure Analysis Based on March Test and a Novel Squeeze-Search Scheme , 2015, IEEE Transactions on Computers.

[69]  Weisheng Zhao,et al.  High Speed, High Stability and Low Power Sensing Amplifier for MTJ/CMOS Hybrid Logic Circuits , 2009, IEEE Transactions on Magnetics.

[70]  S. Menzel,et al.  Nanoionic Resistive Switching Memories: On the Physical Nature of the Dynamic Reset Process , 2016 .

[71]  O. Richard,et al.  A-VMCO: A novel forming-free, self-rectifying, analog memory cell with low-current operation, nonfilamentary switching and excellent variability , 2015, 2015 Symposium on VLSI Technology (VLSI Technology).

[72]  Yoshihiro Sugiyama,et al.  A study of dielectric breakdown mechanism in CoFeB/MgO/CoFeB magnetic tunnel junction , 2009, 2009 IEEE International Reliability Physics Symposium.

[73]  K. Gopalakrishnan,et al.  Phase change memory technology , 2010, 1001.1164.

[74]  Mehdi Baradaran Tahoori,et al.  Read disturb fault detection in STT-MRAM , 2014, 2014 International Test Conference.

[75]  E. Pérez,et al.  Geometric conductive filament confinement by nanotips for resistive switching of HfO2-RRAM devices with high performance , 2016, Scientific Reports.

[76]  Andrea L. Lacaita,et al.  Phase change memories: State-of-the-art, challenges and perspectives , 2005 .

[77]  Cheng-Wen Wu,et al.  Write Disturbance Modeling and Testing for MRAM , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[78]  Antonio Rubio,et al.  Memristive Crossbar Memory Lifetime Evaluation and Reconfiguration Strategies , 2018, IEEE Transactions on Emerging Topics in Computing.

[79]  G. Servalli,et al.  A 45nm generation Phase Change Memory technology , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[80]  M. Sharrock,et al.  Time dependence of switching fields in magnetic recording media (invited) , 1994 .

[81]  M. Julliere.  Tunneling between ferromagnetic films , 1975 .

[82]  L. Goux,et al.  Improvement of data retention in HfO2/Hf 1T1R RRAM cell under low operating current , 2013, 2013 IEEE International Electron Devices Meeting.

[83]  Jiale Liang,et al.  An Ultra-Low Reset Current Cross-Point Phase Change Memory With Carbon Nanotube Electrodes , 2012, IEEE Transactions on Electron Devices.

[84]  M. Hosomi,et al.  A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[85]  J. Yang,et al.  Memristive switching mechanism for metal/oxide/metal nanodevices. , 2008, Nature nanotechnology.

[86]  Piero Olivo,et al.  RRAM Reliability/Performance Characterization through Array Architectures Investigations , 2015, 2015 IEEE Computer Society Annual Symposium on VLSI.

[87]  Yiran Chen,et al.  Asymmetry of MTJ switching and its implication to STT-RAM designs , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[88]  Yiran Chen,et al.  Recent Technology Advances of Emerging Memories , 2017, IEEE Design & Test.

[89]  Xuanyao Fong,et al.  Robust low-power multi-terminal STT-MRAM , 2013, 2013 13th Non-Volatile Memory Technology Symposium (NVMTS).

[90]  Zhe Zhang,et al.  Memory module-level testing and error behaviors for phase change memory , 2012, 2012 IEEE 30th International Conference on Computer Design (ICCD).

[91]  Haralampos Pozidis,et al.  Recent Progress in Phase-Change Memory Technology , 2016, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[92]  Guido Torelli,et al.  A Bipolar-Selected Phase Change Memory Featuring Multi-Level Cell Storage , 2009, IEEE Journal of Solid-State Circuits.

[93]  M. Alam,et al.  Bipolar Mode Operation and Scalability of Double-Gate Capacitorless 1T-DRAM Cells , 2010, IEEE Transactions on Electron Devices.

[94]  V. Kamakoti,et al.  A Novel Algorithm for Fast Synthesis of DNA Probes on Microarrays , 2013, JETC.

[95]  Alessandro Calderoni,et al.  Challenges for high-density 16Gb ReRAM with 27nm technology , 2015 .

[96]  R. Dittmann,et al.  Redox‐Based Resistive Switching Memories – Nanoionic Mechanisms, Prospects, and Challenges , 2009, Advanced materials.

[97]  Seung H. Kang,et al.  Design Consideration of Magnetic Tunnel Junctions for Reliable High-Temperature Operation of STT-MRAM , 2010, IEEE Transactions on Magnetics.

[98]  Shimeng Yu,et al.  On the stochastic nature of resistive switching in metal oxide RRAM: Physical modeling, monte carlo simulation, and experimental characterization , 2011, 2011 International Electron Devices Meeting.

[99]  Patrick Ndai,et al.  Design Paradigm for Robust Spin-Torque Transfer Magnetic RAM (STT MRAM) From Circuit/Architecture Perspective , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[100]  Said Hamdioui,et al.  On Defect Oriented Testing for Hybrid CMOS/Memristor Memory , 2011, 2011 Asian Test Symposium.

[101]  Y.J. Song,et al.  Two-bit cell operation in diode-switch phase change memory cells with 90nm technology , 2008, 2008 Symposium on VLSI Technology.

[102]  Wei Xu,et al.  Using time-aware memory sensing to address resistance drift issue in multi-level phase change memory , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).

[103]  Y. J. Chen,et al.  Utilizing Sub-5 nm sidewall electrode technology for atomic-scale resistive memory fabrication , 2014, 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers.

[104]  Yung-Huei Lee,et al.  Reliability Tradeoffs and Scaling Issues of Read Drain Bias in nor Flash Memory , 2009, IEEE Transactions on Electron Devices.

[105]  Se-Ho Lee,et al.  Highly scalable non-volatile and ultra-low-power phase-change nanowire memory. , 2007, Nature nanotechnology.